|--|--|

## Fifth Semester B.E. Degree Examination, June 2012

## Fundamentals of CMOS VLSI

Time: 3 hrs. Max. Marks: 100

> Note: Answer FIVE full questions, selecting atleast TWO questions from each part.

## PART - A

- Explain the nMOS fabrication process, with neat diagram. 1 (10 Marks)
  - Explain the influence of  $\beta_n/\beta_p$  on the DC transfer characteristics of inverter. (05 Marks)
  - Discuss the difference in the thermal sequence between nMOS and CMOS processes.

(05 Marks)

- 2 Draw the circuit schematic and stick diagram for CMOS 2 input NOR gate. (07 Marks)
  - With neat sketches, explain  $\lambda$  based design rules for pMOS, nMOS and nMOS depletion mode transistor. (06 Marks)
  - c. List the colour, stick encoding, mask layout encoding, layers for a simple metal nMOS (07 Marks)
- a. Explain the operation of CMOS dynamic logic. Discuss the merits and demerits. 3 (06 Marks)
  - Realize Z = A(B+C) + DE for a clocked CMOS logic. (06 Marks)
  - What are the properties of nMOS and pMOS switches? How is transmission gate useful? (08 Marks)
- What are the scaling factors of a.
  - i) Parasitic capacitance C<sub>X</sub>
  - ii) Power dissipation per unit area P<sub>a</sub>.

(04 Marks)

b. Calculate the ON resistance for nMOS inverter with  $R_{sn} = 10 \text{ K}\Omega$ ,  $Z_{PU} = 8$  and  $Z_{pd} = 1$ .

(06 Marks)

What are the possible effects of propagation delay in cascaded pass transistor chain and long polysilicon wires? (12 Marks)

## PART - B

- Explain how to implement the switch logic of four way multiplexer, using transmission gate. 5 (10 Marks)
  - Explain the dynamic 4-bit shift register, using nMOs logic. (10 Marks)
- Discuss the problems associated in VLSI design. (04 Marks)
  - Explain the design steps for a 4-bit adder. b.
- Explain 4-bit Braun multiplier, with net diagram. (10 Marks)
  - Explain the working of one transistor dynamic memory cell, with schematic and stick diagram. (06 Marks)
  - Explain nMOS pseudo static memory cell, with stick diagram. (08 Marks)
  - Explain the concept of system partitioning in VLSI chip testing. (06 Marks)
- 8 Write short notes on:
  - **BICMOS** logic a.

7

- CMOS inverter noise margin b.
- Built in self test (BIST)
- Input/output pads. (20 Marks)